

FIG. 1




FIG. 2




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5

ATPG TOOL GIVEN NETLIST REPRESENTATION OF INTEGRATED CIRCUIT DESIGN; ATPG TOOL GENERATES DETERMINISTIC TEST DATA BASED ON THE INPUT NETLIST; TEST PATTERNS INCLUDE RANDOM BITS WHICH ARE NOT YET ASSIGNED VALUES

-410

ATPG TOOL ASSIGNS SEED VALUE TO LFSR AND SIMULATES THE LFSR BASED ON THE SEED VALUE TO OBTAIN A REPRODUCIBLE SEQUENCE OF RANDOM BITS FOR USE IN THE FINAL TEST PATTERNS

-415

ATPG TOOL BUILDS TEST PATTERNS INCLUDING DETERMINISTIC TEST
DATA AND RANDOM TEST DATA OBTAINED FROM LFSR SIMULATION AND
SIMULATES THE OUTPUT OF THE NETLIST GIVEN THESE TEST PATTERNS
AN INPUT APPLIED TO THE NETLIST

-420

ATPG TOOL CONSTRUCTS MASK VECTOR AND LOADS MASK VECTOR INTO MEMORY1 AND LOADS DETERMINISTIC DATA INTO MEMORY2, ATPG TOOL ALSO LOADS SEED VALUE INTO LFSR (ATPG OPTIONALLY COMPRESSES THE MASK VECTOR)

+425

ATPG TOOL INFORMS THE TESTER OF THE EXPECTED OUTPUTS OF THE NETLIST BASED ON THE NETLIST SIMULATION WITH THE TEST PATTERNS

430

FIG. 6A




FIG. 7